Chapter 4: Functional Description
FIR Compiler
where:
4–5
< FIR structure > is:
MCV—multicycle variable
SER—fully serial
MBS—multibit serial
PAR—fully parallel
< coefficient store > is:
LC—logic cells
M512—M512 and MLAB blocks
M4K—M4K and M9K blocks
AUTO—Automatic memory block selection
< allow or disallow symmetry > is:
MSYM—Take advantage of symmetric coefficients
NOSYM—Use nonsymmetric coefficients
< number of calculations for MCV | coefficient bit width for others > is:
for multicycle variable filters, the number of clock cycles to calculate the result
for all other filters, use the coefficient bit width
< number of coefficient sets > is the user-specified number of coefficient sets
< filter rate > is be specified as one of the following (SGL, INT, DEC)
SGL—Single Rate FIR Filter
INT—Interpolating FIR Filter
DEC—Decimating FIR Filter
< filter factor > is an integer value representing the rate-changing factor.
For single-rate filters, this argument should be set to 1
For multirate FIR filters, this argument should be an integer between 1 and 16
< coefficient bit width > is the integer value representing the user-specified coefficient
bit width, which ranges from 2-32
For example:
coef_seq.exe D:/FIR/coef_log.txt D:/FIR/coef_in.txt MCV M4K MSYM 4 1 SGL 1 8
1
The program checks for symmetry automatically, but you can force it to disallow
symmetry. Your specification should be consistent with the setting in the FIR
Compiler wizard.
The reloading capability allows you to change coefficient values. These filters may
contain optimizations for symmetrical filters. If you want a filter that may need both
symmetrical and non-symmetrical filters, turn on Force Non-Symmetrical Structures
in the Architecture Specification section of the Parameterize FIR Compiler page.
? May 2011
Altera Corporation
相关PDF资料
IP-NCO IP NCO COMPILER
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
IP-POSPHY4 IP POS-PHY L4
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
相关代理商/技术参数
IP-FIRII 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPFLBPT2 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED
IPG1-0-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-41-203-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-51-103-A-00-V 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC
IPG1-1-52-303-A-00-V 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 30A 65VDC
IPG1-1-61-153-00-V 制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A
IPG1-1-61-153-90-V 制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A